Page 1 of 2



(11) Publication number:

03214:

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: 02010385

(51) Intl. Cl.: **G06F** 7/52 G06F 11/22

(22) Application date: 18.01.90

(30) Priority:

(43) Date of application publication:

19.09.91

(84) Designated contracting

states:

(71) Applicant: MATSUSHITA ELECTRIC IN: LTD

(72) Inventor: SAKIYAMA SHIRO

(74) Representative:

(54) MULTIPLIER

(57) Abstract:

PURPOSE: To obtain (8 × n) types of sets of input vectors for detection of the faults of a Wallace tree conversion part consisting of the 1st - n-th conversion parts by using a test mechanism which applies an optional input pattern at every full adder or half adder of each conversion part in accordane with the types of input vectors.

CONSTITUTION: In a test mode, the input vectors A and B are secured to equalize the inputs of all full adders of an m-th conversion part $(1 \le m \le n)$ 3m with a test mechanism. Then the input patterns are inputted to all full adders of the part 3m with the change of both vectors A and B. These input patterns of all full adders are available in eight ways and therefore eight types of sets of vectors A and B are obtained for the detection of the faults of all full adders of the part 3m. Thus, $(8 \times n)$ types of sets of vectors A and B are obtained for the detection of faults of the Wallace tree conversion part 3 consisting of the 1st

Page 2 of 2

- n-th conversion parts 31-3n.

COPYRIGHT: (C)1991,JPO&Japio

